

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-1160	1	SCH_MLB,J94	SCH	CRITICAL	
820-4274	1	PCBF_MLB,J94	PCB	CRITICAL	
685-00030	1	PCBA_MLB,COMMON PARTS,J94	CMNPSTS		MLB_CMNPSTS

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-0889	PCBA,MLB,DEV,J94	DEVELOPMENT,J94_DEVEL
939-00653	PCBA,MLB,DEV,J94,CPU_INT	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:SOCKET,DDR3:HYNIX_8GB_1866,SSD:Y
639-00915	PCBA,MLB,HY,8GB,29NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:HYNIX_8GB_1866,SSD:Y
639-00916	PCBA,MLB,EL,8GB,25NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:ELPIDA_8GB_1866,SSD:Y
639-00917	PCBA,MLB,SA,8GB,23NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:SAMSUNG_8GB_1866,SSD:Y
639-00918	PCBA,MLB,EL,16GB,25NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:ELPIDA_16GB_1866,SSD:Y
639-00919	PCBA,MLB,HY,16GB,25NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:HYNIX_16GB_1866,SSD:Y
639-00920	PCBA,MLB,HY,8GB,29NM,1866,HDD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:HYNIX_8GB_1866,SSD:N
639-00921	PCBA,MLB,EL,8GB,25NM,1866,HDD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:ELPIDA_8GB_1866,SSD:N
639-00922	PCBA,MLB,SA,8GB,23NM,1866,HDD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:SAMSUNG_8GB_1866,SSD:N
639-00923	PCBA,MLB,EL,16GB,25NM,1866,HDD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:ELPIDA_16GB_1866,SSD:N
639-00924	PCBA,MLB,HY,16GB,25NM,1866,HDD,J94	MLB_CMNPSTS,ALTERNATE,X403:Y,CPU:BGA,DDR3:HYNIX_16GB_1866,SSD:N
639-00946	PCBA,MLB,X432,HY,8GB,29NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:N,CPU:BGA,DDR3:HYNIX_8GB_1866,SSD:Y
639-00947	PCBA,MLB,X432,EL,16GB,25NM,1866,SSD,J94	MLB_CMNPSTS,ALTERNATE,X403:N,CPU:BGA,DDR3:ELPIDA_16GB_1866,SSD:Y
685-00030	PCBA,MLB,COMMON PARTS,J94	J94_COMMON

BOM Groups

BOM GROUP	BOM OPTIONS
J94_COMMON	COMMON,ALTERNATE,J94_PROGPARTS,SNCRBG:SUP,XDP,CPUPRG:KX8S,USB_OC_I80:Y,AUDIO_DP_SNS:Y,CPU_OUT_CAP:H,PP1V2_S3_CAP:H,PP1V05_S0_CAP:H,PPCPU_VDDQ_CAP:H,RTCREF:Y,CPUVCC:1PBASE,SHEILDS
J94_PROGPARTS	SMC:PROG,BOOTROM:PROG,CAMROM:PROG,TBTROM:PROG,ENETROM:PROG
J94_DEVEL	XDP_CONN,TEMPSNSDEV,SAMCONN

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00110	1	CPU,BW,QMPP,85,89,417,1.7,KVM,-6,BGA1364	U0500	CRITICAL	CPU:BGA
998-6122	1	INTERPROCESSOR,BGA1364	U0500	CRITICAL	CPU:SOCKET

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00106	1	IC,LP_FCH,QM80,9-DESBRO-2,A0,85,FCM8485	U1100	CRITICAL	
338S1247	1	IC,TBT,F8-4C,A0,PRQ,C10,SR13C,FCM8A288	U2800	CRITICAL	
343S0616	1	IC,BCH07766A,C1V+,A0,8x8	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S00185	1	IC,EFI,V0119,J94	U5210	CRITICAL	BOOTROM:PROG
335S00006	1	IC,SERIAL_FLASH,64MBIT,3V,8P,N80N,QB=1	U5210	CRITICAL	BOOTROM:BLANK
341S00181	1	IC,SMC-B1,EXTERNAL,(VFB0),POC,J94	U5000	CRITICAL	SMC:PROG
338S1159	1	IC,SMC12-A1,4MBIT/5MBPS,OCV_P9,157N6A	U5000	CRITICAL	SMC:BLANK
341S3778	1	IC,CAMERA,FLASH,V7229,J16	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S00164	1	IC,EPROM,T29,FALCON RIDGE,(VFB0),POC,J94	U2890	CRITICAL	TBTROM:PROG
335S0915	1	IC,FLASH,SPI,4MBIT,50MHZ	U2890	CRITICAL	TBTROM:BLANK
341S3912	1	IC,ENET SPI ROM,ENETROM,V1.15,216/2166/217/2170	U3990	CRITICAL	ENETROM:PROG
335S1025	1	IC,SERIAL_FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	ENETROM:BLANK

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_8GB_1600	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, RAMCFG4:L, HYNIX_8GB_1600
DDR3:HYNIX_16GB_1600	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:H, RAMCFG4:L, HYNIX_16GB_1600
DDR3:HYNIX_8GB_1866	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, RAMCFG4:H, HYNIX_8GB_1866
DDR3:HYNIX_16GB_1866	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:H, RAMCFG4:H, HYNIX_16GB_1866
DDR3:ELPIDA_8GB_1600	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, RAMCFG4:L, ELPIDA_8GB_1600
DDR3:ELPIDA_16GB_1600	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:H, RAMCFG4:L, ELPIDA_16GB_1600
DDR3:ELPIDA_8GB_1866	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, RAMCFG4:H, ELPIDA_8GB_1866
DDR3:ELPIDA_16GB_1866	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:H, RAMCFG4:H, ELPIDA_16GB_1866
DDR3:SAMSUNG_8GB_1600	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, RAMCFG4:L, SAMSUNG_8GB_1600
DDR3:SAMSUNG_8GB_1866	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, RAMCFG4:H, SAMSUNG_8GB_1866

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S00011		ALL	USB3 diodes
377S0184	377S00011		ALL	USB3 diodes
377S0124	377S00057		ALL	TVS
155S0578	155S0367		ALL	120OHM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0479	197S0478		ALL	12 MHz Cam. Xtal
197S0486	197S0478		ALL	12 MHz Cam. Xtal
107S0251	107S0249	SSD:Y	ALL	2mOhm Sense resistor
107S0251	107S0249	SSD:Y	ALL	2mOhm Sense resistor
107S0255	107S0240		ALL	1mOhm Sense resistor
197S0481	197S0480		ALL	25MHz Xtal
197S0343	197S0480		ALL	25MHz Xtal
197S0369	197S0392		ALL	32 KHz PCH Xtal
197S0399	197S0392		ALL	32 KHz PCH Xtal
138S0860	138S0775		ALL	Single-source 1uF 402
138S0860	138S0775	SSD:Y	ALL	Single-source 1uF 402
378S0391	378S0390		ALL	Debug LEDs
341S00016	341S3912		ALL	ENET ROM,ADESTO,V1.15
138S0747	138S0773		ALL	1uF,X6S,402
376S0572	376S0659		ALL	Single P-Ch FET
376S0572	376S0659	SSD:Y	ALL	Single P-Ch FET
376S00001	376S0659		ALL	Single P-Ch FET
376S00001	376S0659	SSD:Y	ALL	Single P-Ch FET
376S0972	376S00075		ALL	Single N-Ch FET
138S1103	138S0719		ALL	CAP, 4.7uF,20V,10V,K58,0402
155S0830	155S0316		ALL	FET BD,600 OHM,0.5A,0603
155S00076	155S0546		ALL	FET BD,600 OHM,300mA,0402
152S1373	152S1876		ALL	2ND_PWR,7.8 mOhm,13A,7.1uF,5x3mm

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
998-01027	08	CPU,BRW,4C+3E,65W
338S1247	02	TBT,Falcon Ridge-4c
335S00006	07	IC,SERIAL_FLASH,Quad-10
333S0784	07	HYNIX,32Gb,25nm LPDDR3-1866
333S0786	07	HYNIX,16Gb,29nm LPDDR3-1866
333S0790	07	ELPIDA,32Gb,25nm LPDDR3-1866
333S0792	07	ELPIDA,16Gb,25nm LPDDR3-1866
333S00004	07	SAMSUNG,16Gb,23nm LPDDR3-1866

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0783	4	IC,SDRAM,25nm 32Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	HYNIX_16GB_1600
333S0784	4	IC,SDRAM,25nm 32Gb,LPDDR3-1866,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	HYNIX_16GB_1866
333S0785	4	IC,SDRAM,29nm 16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	HYNIX_8GB_1600
333S0786	4	IC,SDRAM,29nm 16Gb,LPDDR3-1866,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	HYNIX_8GB_1866
333S0789	4	IC,SDRAM,25nm 32Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	ELPIDA_16GB_1600
333S0790	4	IC,SDRAM,25nm 32Gb,LPDDR3-1866,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	ELPIDA_16GB_1866
333S0791	4	IC,SDRAM,25nm 16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	ELPIDA_8GB_1600
333S0792	4	IC,SDRAM,25nm 16Gb,LPDDR3-1866,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	ELPIDA_8GB_1866
333S00003	4	IC,SDRAM,23nm 16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	SAMSUNG_8GB_1600
333S00004	4	IC,SDRAM,23nm 16Gb,LPDDR3-1866,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	SAMSUNG_8GB_1866

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0	DIE REV	CFG 3
HYNIX	0	0	A	0
N/A	0	1	B	1
SAMSUNG	1	0		
ELPIDA	1	1		


SIZE	CFG 2	SPEED	CFG 4
8GB	0	1600	0
16GB	1	1866	1

SYNC_MASTER=J117_TONY

SYNC_DATE=05/05/2014

PAGE TITLE

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1160

SIZE

D

REVISION

2.0.0

BRANCH

PAGE

2 OF 105

SHEET

2 OF 73

8

7

6

5

4

3

2

1

D

C

B

A


D

C


B

A


S5 Led




ALL_SYS_PWRGD Led




MEM_GOOD Led



VIDEO ON Led





D

C

B



A

D

C

B

A



D

C

B



A

D

C

B

A



D

C

B


A


D

C

B

A



SYNC_MASTER=J16_MLB_IG		SYNC_DATE=07/01/2014	
PAGE TITLE			
CPU & CHIPSET: CPU Power			
 Apple Inc.		DRAWING NUMBER	051-1160
		REVISION	2.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	8 OF 105
		SHEET	8 OF 73






Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500





BULK CAPS ON REGULATOR PAGE

CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500






CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)




NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.


SYNC_MASTER=J16_MLB_IG PAGE TITLE		SYNC_DATE=07/01/2014	
CPU & CHIPSET: CPU Decoupling			
	Apple Inc.		DRAWING NUMBER 051-1160
			SIZE D
			REVISION 2.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 10 OF 105	
		SHEET 10 OF 73	






























RAM Configuration Straps




SYMC MASTER=794 ANDRES		SYMC DATE=07/09/2014	
PAGE TITLE			
CPU & CHIPSET: PCH GPIO/MISC/NCTF			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1160		D
	REVISION		
			2.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		14 OF 105	
SHEET		14 OF 73	







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11380022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		




System 25MHz Clock Generator




RTC Power Sources




PCH RTC Crystal




Clock series termination



Clock aliases





ALL_SYS_PWRGD/CPU_VCCST Level Shifter



PCH ME Disable Strap


PCH uses HDA_SDO as a power-up strap. If low, ME functions normally.
If high, ME is disabled. This allows for full re-flashing of SPI ROM.
SMC controls strap enable to allow in-field control of strap setting.



SYNC MASTER=J16 MLB IG		SYNC DATE=07/01/2014	
PAGE TITLE			
CPU & CHIPSET: Chipset Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-1160	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.0.0
		BRANCH	
		PAGE	19 OF 105
		SHEET	19 OF 73


Falcon Ridge JTAG Isolation

TBTLIC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH




Falcon Ridge HPD Isolation

NOTE: PLT_RESET_L used as other input to the AND gate so that HPD is only driven high to the PCH in S0.




Internal Display HPD Isolation

NOTE: PP3V3_S0 used as other input to the AND gate so that HPD is only driven high when PCH 3V3_S0 is up.




Platform Reset Connections




Falcon Ridge Support


FR output is open-drain, no isolation necessary



GPIO Glitch Prevention





Memory VTT Enable




SYNC_MASTER=J16_MLB_IG SYNC_DATE=07/01/2014
PAGE TITLE

CPU & CHIPSET: Project-Specific Chipset Support

	DRAWING NUMBER	051-1160	SIZE	D
	REVISION	2.0.0	BRANCH	
	PAGE	20 OF 105	SHEET	20 OF 73
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




LPDDR3 CHANNEL A (0-31)



PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYMC MASTER=741 MLB		SYMC DATE=09/03/2013	
PAGE TITLE			
DRAM: LPDDR3 Channel A (0-31)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1160		D
	REVISION		
			2.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		23 OF 105	
		SHEET	
		23 OF 73	

D



B

A


D

C

B


A



LPDDR3 CHANNEL B (0-31)





PLACEMENT NOTE:
10uF caps are shared between DRAM.
Distribute evenly.

LPDDR3 CHANNEL B (32-63)










Part	SLG5AP304V
Type	Load Switch
R(on)	7.8 mOhm Typ
@ 1.05V	9.6 mOhm Max

Max Current = 4A (85C)

1.05V TBT "CIO" Switch


Internal switch not functional on RR.

A2, B1, and C2 are the ground current pins for A4, A6, and B3. They should be routed as a shape to the anode of D2920.


SYNC_MASTER=J70_NICK		SYNC_DATE=01/12/2014	
PAGE TITLE			
TBT/DP: Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1160		D
	REVISION		
	2.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		29 OF 105	
SHEET		29 OF 73	


3.3V/HV Power MUX

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0398	128S0220		ALL	3.3V INPUT CAP



Thunderbolt Connector A



SYNC MASTER=J70 NICK		SYNC DATE=10/16/2013	
PAGE TITLE			
TBT/DP: Thunderbolt Connector A			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 32 OF 105	
		SHEET 30 OF 73	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C





Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

A



AP & BT Load Switch	
SWITCH	TPS22966
AP SLEW RATE	1185 us
BT SLEW RATE	1185 us
Equation	$0.32 * Ct + 13.7$





AIRPORT BLUETOOTH


514S0335
CRITICAL
J3500
SSD-K99
F-RT-SM1

POLARITY SWAPPED


POLARITY SWAPPED


Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%



SYNC_MASTER=J70_DINI		SYNC_DATE=10/08/2013			
PAGE TITLE					
WIRELESS: Airport/BT Support & Connector					
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D		
	REVISION	2.0.0			
	BRANCH				
PAGE		35 OF 105			
SHEET		33 OF 73			


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=J94 ANDRES		SYNC DATE=07/09/2014	
PAGE TITLE			
SSD: SSD Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1160		D
	REVISION		
			2.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		37 OF 105	
		SHEET	
		34 OF 73	


HDD POWER/OOB CONNECTOR

HDD Out-of-Band Temperature Sensing




HDD SIGNAL CONNECTOR




SYNC_MASTER=J16 MLB IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
HDD: HDD Connector			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 105
		SHEET	35 OF 73

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation





3.3V ENET FET

CRITICAL
Q4020
NTR4101P
SOT-23-BF


CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION




514-0822
CRITICAL
J4000
K70-K72
F-ANG-TH




SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
ETHERNET: Ethernet Support & Connector			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	40 OF 105
		SHEET	37 OF 73

SD CARD 3.3V OVERCURRENT PROTECTION CHIP





J16:516-0249 / J17:512-0038

SD CARD CONNECTOR



SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC_MASTER=J70 GAREN		SYNC_DATE=09/23/2013	
PAGE TITLE			
SD CARD: SD Reader Connector			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	41 OF 105
		SHEET	38 OF 73


D

A


Camera Processor Reset



Camera Processor ExtBoot Cntl



1.8V S0 and 1.2V S0 Load Switch



D

C

B

A


D

C


B


A


Internal DP Connector



X403 Config



SYNC_MASTER=J94 NICK		SYNC_DATE=06/23/2014	
PAGE TITLE			
DISPLAY: Internal DP Support			
	DRAWING NUMBER		SIZE
	051-1160		D
Apple Inc.	REVISION		
	2.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 105	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 73	
IV ALL RIGHTS RESERVED			



D

C

B


A


D

C

B

A



SYNC_MASTER=J117_GAREN		SYNC_DATE=05/05/2014	
PAGE_TITLE			
USB-A: External USB Ports A & B			
 Apple Inc.		DRAWING_NUMBER	051-1160
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.0.0
		BRANCH	
		PAGE	46 OF 105
		SHEET	43 OF 73

D

C

B


A


D


C





B

A






SYNC_MASTER=J117 GAREN		SYNC_DATE=05/05/2014	
PAGE TITLE			
USB-A: External USB Ports C & D			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 105	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		44 OF 73	
IV ALL RIGHTS RESERVED			






Quad_IO Mode (Mode 0 & 3) supported
SPI Freq: 50MHz for PCH, 20 MHz for SMC






12V G3H (VD2R:ADC0/ID2R:ADC1)

AC/DC lowside sense (System total)



SSD S0 (IH1R:ADC21/VH1R:ADC20)


I-sense / V-sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP, 0.22UF, 201	C5415, C5416	SSD:Y
117S0201	2	RES, 0 OHM, 201	C5415, C5416	SSD:N


VDDQ S3 (VM0R:ADC6/IM0R:ADC7)

VDDQ lowside sense for DDR




PP3V3 S5 (VR35:ADC2/IR35:ADC3)

PP3V3 S5 low side power distribution




CPU Core (VC0C:ADC10/IC0C:ADC11)

Voltage sense and IMON amp (VC0C, IC0C)




PP5V S4 (VR54:ADC8/IR54:ADC9)


PP5V S4 low side power distribution



Fast Response PSU Overcurrent Protection




This circuit will detect a PSU current excursion of a predefined magnitude and subsequently pull CPU_PROCHOT_L active low for 10ms min or as long as the overcurrent excursion persists.
See Intel Doc 487822 Sec 3.4


SYNC_MASTER=J70_NICK		SYNC_DATE=11/05/2013	
PAGE TITLE			
SENSORS: I and V Sense			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1160	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		2.0.0	
		BRANCH	
		PAGE	54 OF 105
		SHEET	
		49 OF 73	

Temperature Sensor T1


LPDDR3 Proximity




AC/DC Diode on supply



CPU Proximity




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode




Note:
Internal sensor of the EMC 1414
will be used as the ambient sensor.
Place U5600 at the coolest location
on the MLB.

Temperature Sensor T2


TBT On Die




BLC Proximity



MLB Misc 0





TBT Die 1 (Ti0p)





MLB Prox 2 (Tm2p)


BLC Prox (Tb0p)




SYNC_MASTER=J70 NICK		SYNC_DATE=11/05/2013	
PAGE TITLE			
SENSORS: Temperature Sense			
	Apple Inc.	DRAWING NUMBER	051-1160
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.0.0
		BRANCH	
		PAGE	56 OF 105
		SHEET	50 OF 73





STWC_MASTER#1117_GARIN PAGE TITLE		STWC_DATE#05/05/2018	
AUDIO: Codec (Digital)			
 Apple Inc.		DRAWING NUMBER 051-1160	SIZE D
		REVISION 2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH PAGE 63 OF 105 SHEET 53 OF 73	





2X MONO SPEAKER AMPLIFIERS (TAS5758L)

APN: TBD

GAIN = TBD

SPEAKER AMPLIFIERS - RIGHT CHANNEL



SYNC_MASTER=J117_GAREN		SYNC_DATE=05/05/2014	
PAGE TITLE			
AUDIO: Speaker Amp (Right Channel)			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 105
		SHEET	55 OF 73

D

C

B




A

D


C

B


A






Reversed Phases 1 & 2 and 5 & 6 on J6601 and J6602 Ref J16



ESD DIODES (DZ6600 -> DZ6610) NOW NOSTUFF - MAY BE ADDED FOLLOWING ESD TESTING


SYNC_MASTER=J117_GAREN		SYNC_DATE=05/05/2014	
PAGE TITLE			
AUDIO: Jack Translators			
 Apple Inc.		DRAWING NUMBER	051-1160
		REVISION	2.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 105
		SHEET	56 OF 73

8		7		6		5		4		3		2		1																																																																																																																																																																																																						
D	CODEC OUTPUT SIGNAL PATHS																																																																																																																																																																																																																			
	FUNCTION		VOLUME/MUTE		CONVERTER		PIN COMPLEX		MAC SHDN		WIN SHDN		DET ASSIGNMENT																																																																																																																																																																																																							
	HP/LINE OUT		0X03 (3)		0X03 (3)		0X0A (10,D)		GPIO_2		GPIO_2		0X0A (DET D)																																																																																																																																																																																																							
	PRIMARY SPKRS (WFR)		0X04 (4)		0X04 (4)		0X0B (11)		MICBIAS		GPIO_3		N/A																																																																																																																																																																																																							
C	SECONDARY SPKRS (TWT)		0X03 (3)		0X03 (3)		0X0A (10,V24)		MICBIAS		N/A		N/A																																																																																																																																																																																																							
	SPDIF OUT		N/A		0X08 (8)		0x10 (16)		N/A		N/A		0X0D (DET B)																																																																																																																																																																																																							
	CODEC INPUT SIGNAL PATHS																																																																																																																																																																																																																			
	FUNCTION				CONVERTER		PIN COMPLEX		ENABLE/CONTROL				DET ASSIGNMENT																																																																																																																																																																																																							
B	SPDIF IN				0X07 (7)		0x0F (15)		N/A				0X09 (DET A)																																																																																																																																																																																																							
	INTERNAL MIC ARRAY				0X06 (6)		0X0E (14,LEFT & RIGHT)		N/A				N/A																																																																																																																																																																																																							
					0X05 (5)		0X12 (16,LEFT)																																																																																																																																																																																																													
	EXTERNAL MIC				0X06 (6)		0X0D (13,V22,B,LEFT)		Lynx POINT GPIO 16				Lynx POINT GPIO 5 (RCVR INT) Lynx POINT GPIO 3 (PERIPH DET)																																																																																																																																																																																																							
A	OTHER DETECT																																																																																																																																																																																																																			
	FUNCTION				CONVERTER		PIN COMPLEX		ENABLE/CONTROL				DET ASSIGNMENT																																																																																																																																																																																																							
	MULTIPLE SPKR VENDORS				N/A		N/A		N/A				0X0C (DET C)																																																																																																																																																																																																							
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>AUDIO_ISO</td><td>*</td><td>0.1 MM</td><td>?</td></tr><tr><td>SPKROUT_ISO</td><td>*</td><td>0.2 MM</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	AUDIO_ISO	*	0.1 MM	?	SPKROUT_ISO	*	0.2 MM	?	<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>AUDIODIFF</td><td>*</td><td>Y</td><td>0.1 MM</td><td>0.1 MM</td><td>10 MM</td><td>0.1 MM</td><td>0.1 MM</td></tr><tr><td>AUDIODIFF_2MM</td><td>*</td><td>Y</td><td>0.2 MM</td><td>0.1 MM</td><td>10 MM</td><td>0.1 MM</td><td>0.1 MM</td></tr><tr><td>SPKROUTDIFF</td><td>*</td><td>Y</td><td>0.6 MM</td><td>0.25 MM</td><td>10 MM</td><td>0.2 MM</td><td>0.2 MM</td></tr></table>					PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM	AUDIODIFF_2MM	*	Y	0.2 MM	0.1 MM	10 MM	0.1 MM	0.1 MM	SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>AUDIO</td><td>*</td><td>*</td><td>AUDIO_ISO</td></tr><tr><td>SPKROUT</td><td>*</td><td>*</td><td>SPKROUT_ISO</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	AUDIO	*	*	AUDIO_ISO	SPKROUT	*	*	SPKROUT_ISO	<table><tr><th>NET_PHYSICAL_TYPE</th><th>AREA_TYPE</th><th>PHYSICAL_RULE_SET</th></tr><tr><td>AUDIODIFF</td><td>*</td><td>AUDIODIFF</td></tr><tr><td>SPKROUTDIFF</td><td>*</td><td>SPKROUTDIFF</td></tr></table>		NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	AUDIODIFF	*	AUDIODIFF	SPKROUTDIFF	*	SPKROUTDIFF																																																																																																																																					
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																	
AUDIO_ISO	*	0.1 MM	?																																																																																																																																																																																																																	
SPKROUT_ISO	*	0.2 MM	?																																																																																																																																																																																																																	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																													
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM																																																																																																																																																																																																													
AUDIODIFF_2MM	*	Y	0.2 MM	0.1 MM	10 MM	0.1 MM	0.1 MM																																																																																																																																																																																																													
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM																																																																																																																																																																																																													
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																	
AUDIO	*	*	AUDIO_ISO																																																																																																																																																																																																																	
SPKROUT	*	*	SPKROUT_ISO																																																																																																																																																																																																																	
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET																																																																																																																																																																																																																		
AUDIODIFF	*	AUDIODIFF																																																																																																																																																																																																																		
SPKROUTDIFF	*	SPKROUTDIFF																																																																																																																																																																																																																		
<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="3"></th><th rowspan="3"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td colspan="5">SPEAKER OUTPUTS</td></tr><tr><td>F205</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RWFR OUT P 55 56</td></tr><tr><td>F208</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RWFR OUT M 55 56</td></tr><tr><td>F210</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RWFR OUT L P 55</td></tr><tr><td>F218</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RWFR OUT L M 55</td></tr><tr><td>F233</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RTWT OUT P 55 56</td></tr><tr><td>F232</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RTWT OUT M 55 56</td></tr><tr><td>F230</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RTWT OUT L P 55</td></tr><tr><td>F231</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR RTWT OUT L M 55</td></tr><tr><td>F237</td><td>?</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LWFR OUT P 54 56</td></tr><tr><td>F236</td><td>?</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LWFR OUT M 54 56</td></tr><tr><td>F234</td><td></td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LWFR OUT L P 54</td></tr><tr><td>F235</td><td></td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LWFR OUT L M 54</td></tr><tr><td>F241</td><td>AUDIO_DIFFPAIR</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LTWT OUT P 54 56</td></tr><tr><td>F240</td><td>?</td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LTWT OUT M 54 56</td></tr><tr><td>F238</td><td></td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LTWT OUT L P 54</td></tr><tr><td>F239</td><td></td><td>SPKROUT_DIFF</td><td>SPKROUT</td><td>AUD SPKR LTWT OUT L M 54</td></tr><tr><td colspan="5">HEADSET MIC</td></tr><tr><td>F244</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>AUD CONN HS MIC P 56</td></tr><tr><td>F245</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>AUD CONN HS MIC N 56</td></tr><tr><td>F246</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>AUD HS MIC P 52 56</td></tr><tr><td>F248</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>AUD HS MIC N 52 56</td></tr><tr><td>F249</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>HS MIC P 52</td></tr><tr><td>F250</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>HS MIC N 52</td></tr><tr><td>F252</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>HS MIC N 52</td></tr><tr><td>F243</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>CODEC HS MIC P 52</td></tr><tr><td>F247</td><td>AUDIO_DIFFPAIR</td><td>AUDIO_DIFF</td><td>AUDIO</td><td>CODEC HS MIC N 52</td></tr><tr><td>F254</td><td></td><td></td><td>AUDIO</td><td>AUD CONN CH HS GND 56</td></tr><tr><td>F255</td><td></td><td></td><td>AUDIO</td><td>AUD CONN US HS GND 56</td></tr><tr><td>F262</td><td></td><td></td><td>AUDIO</td><td>AUD CH HS GND 52 56</td></tr><tr><td>F263</td><td></td><td></td><td>AUDIO</td><td>AUD US HS GND 52 56</td></tr><tr><td>F264</td><td></td><td></td><td>AUDIO</td><td>AUD CONN REFCH 56</td></tr><tr><td>F265</td><td></td><td></td><td>AUDIO</td><td>AUD CONN REFUS 56</td></tr><tr><td>F267</td><td></td><td></td><td>AUDIO</td><td>AUD CONN REFCH XW 56</td></tr><tr><td>F268</td><td></td><td></td><td>AUDIO</td><td>AUD CONN REFUS XW 56</td></tr><tr><td>F269</td><td></td><td></td><td>AUDIO</td><td>AUD CONN REFUS XW 56</td></tr><tr><td>F272</td><td></td><td></td><td>AUDIO</td><td>AUD HP PORT REFCH 52 56</td></tr><tr><td>F273</td><td></td><td></td><td>AUDIO</td><td>AUD HP PORT REFUS 52 56</td></tr></table>																ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	SPEAKER OUTPUTS					F205	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT P 55 56	F208	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT M 55 56	F210	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT L P 55	F218	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT L M 55	F233	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT P 55 56	F232	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT M 55 56	F230	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT L P 55	F231	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT L M 55	F237	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT P 54 56	F236	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT M 54 56	F234		SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT L P 54	F235		SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT L M 54	F241	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT P 54 56	F240	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT M 54 56	F238		SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT L P 54	F239		SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT L M 54	HEADSET MIC					F244	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD CONN HS MIC P 56	F245	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD CONN HS MIC N 56	F246	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD HS MIC P 52 56	F248	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD HS MIC N 52 56	F249	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC P 52	F250	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC N 52	F252	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC N 52	F243	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	CODEC HS MIC P 52	F247	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	CODEC HS MIC N 52	F254			AUDIO	AUD CONN CH HS GND 56	F255			AUDIO	AUD CONN US HS GND 56	F262			AUDIO	AUD CH HS GND 52 56	F263			AUDIO	AUD US HS GND 52 56	F264			AUDIO	AUD CONN REFCH 56	F265			AUDIO	AUD CONN REFUS 56	F267			AUDIO	AUD CONN REFCH XW 56	F268			AUDIO	AUD CONN REFUS XW 56	F269			AUDIO	AUD CONN REFUS XW 56	F272			AUDIO	AUD HP PORT REFCH 52 56	F273			AUDIO	AUD HP PORT REFUS 52 56
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																			
	PHYSICAL	SPACING																																																																																																																																																																																																																		
SPEAKER OUTPUTS																																																																																																																																																																																																																				
F205	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT P 55 56																																																																																																																																																																																																																
F208	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT M 55 56																																																																																																																																																																																																																
F210	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT L P 55																																																																																																																																																																																																																
F218	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RWFR OUT L M 55																																																																																																																																																																																																																
F233	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT P 55 56																																																																																																																																																																																																																
F232	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT M 55 56																																																																																																																																																																																																																
F230	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT L P 55																																																																																																																																																																																																																
F231	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR RTWT OUT L M 55																																																																																																																																																																																																																
F237	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT P 54 56																																																																																																																																																																																																																
F236	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT M 54 56																																																																																																																																																																																																																
F234		SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT L P 54																																																																																																																																																																																																																
F235		SPKROUT_DIFF	SPKROUT	AUD SPKR LWFR OUT L M 54																																																																																																																																																																																																																
F241	AUDIO_DIFFPAIR	SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT P 54 56																																																																																																																																																																																																																
F240	?	SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT M 54 56																																																																																																																																																																																																																
F238		SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT L P 54																																																																																																																																																																																																																
F239		SPKROUT_DIFF	SPKROUT	AUD SPKR LTWT OUT L M 54																																																																																																																																																																																																																
HEADSET MIC																																																																																																																																																																																																																				
F244	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD CONN HS MIC P 56																																																																																																																																																																																																																
F245	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD CONN HS MIC N 56																																																																																																																																																																																																																
F246	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD HS MIC P 52 56																																																																																																																																																																																																																
F248	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	AUD HS MIC N 52 56																																																																																																																																																																																																																
F249	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC P 52																																																																																																																																																																																																																
F250	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC N 52																																																																																																																																																																																																																
F252	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	HS MIC N 52																																																																																																																																																																																																																
F243	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	CODEC HS MIC P 52																																																																																																																																																																																																																
F247	AUDIO_DIFFPAIR	AUDIO_DIFF	AUDIO	CODEC HS MIC N 52																																																																																																																																																																																																																
F254			AUDIO	AUD CONN CH HS GND 56																																																																																																																																																																																																																
F255			AUDIO	AUD CONN US HS GND 56																																																																																																																																																																																																																
F262			AUDIO	AUD CH HS GND 52 56																																																																																																																																																																																																																
F263			AUDIO	AUD US HS GND 52 56																																																																																																																																																																																																																
F264			AUDIO	AUD CONN REFCH 56																																																																																																																																																																																																																
F265			AUDIO	AUD CONN REFUS 56																																																																																																																																																																																																																
F267			AUDIO	AUD CONN REFCH XW 56																																																																																																																																																																																																																
F268			AUDIO	AUD CONN REFUS XW 56																																																																																																																																																																																																																
F269			AUDIO	AUD CONN REFUS XW 56																																																																																																																																																																																																																
F272			AUDIO	AUD HP PORT REFCH 52 56																																																																																																																																																																																																																
F273			AUDIO	AUD HP PORT REFUS 52 56																																																																																																																																																																																																																
<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="3"></th><th rowspan="3"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td colspan="5">CODEC SCL & SDA</td></tr><tr><td>F256</td><td></td><td></td><td></td><td>CODEC SCL 53 54 55</td></tr><tr><td>F257</td><td></td><td></td><td></td><td>CODEC SDA 53 54 55</td></tr><tr><td colspan="5">TDM</td></tr><tr><td>F260</td><td></td><td>+</td><td></td><td>MCLKA SPKR LEFT 53 54</td></tr><tr><td>F261</td><td></td><td>+</td><td></td><td>SCLKA SPKR LEFT 53 54</td></tr><tr><td>F262</td><td></td><td>+</td><td></td><td>LRLCLKA SPKR LEFT 53 54</td></tr><tr><td>F263</td><td></td><td>+</td><td></td><td>SDOUTA SPKR LEFT 53 54</td></tr><tr><td>F264</td><td></td><td></td><td></td><td>MCLKA SPKR LEFT R 53</td></tr><tr><td>F265</td><td></td><td></td><td></td><td>SCLKA SPKR LEFT R 53</td></tr><tr><td>F266</td><td></td><td></td><td></td><td>LRLCLKA SPKR LEFT R 53</td></tr><tr><td>F267</td><td></td><td></td><td></td><td>SDOUTA SPKR LEFT R 53</td></tr><tr><td>F268</td><td></td><td>+</td><td></td><td>MCLKB SPKR RIGHT 53 55</td></tr><tr><td>F269</td><td></td><td>+</td><td></td><td>SCLKB SPKR RIGHT 53 55</td></tr><tr><td>F270</td><td></td><td>+</td><td></td><td>LRLCLKB SPKR RIGHT 53 55</td></tr><tr><td>F271</td><td></td><td>+</td><td></td><td>SDOUTB SPKR RIGHT 53 55</td></tr><tr><td>F272</td><td></td><td></td><td></td><td>MCLKB SPKR RIGHT R 53</td></tr><tr><td>F273</td><td></td><td></td><td></td><td>SCLKB SPKR RIGHT R 53</td></tr><tr><td>F274</td><td></td><td></td><td></td><td>LRLCLKB SPKR RIGHT R 53</td></tr><tr><td>F275</td><td></td><td></td><td></td><td>SDOUTB SPKR RIGHT R 53</td></tr></table>																ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	CODEC SCL & SDA					F256				CODEC SCL 53 54 55	F257				CODEC SDA 53 54 55	TDM					F260		+		MCLKA SPKR LEFT 53 54	F261		+		SCLKA SPKR LEFT 53 54	F262		+		LRLCLKA SPKR LEFT 53 54	F263		+		SDOUTA SPKR LEFT 53 54	F264				MCLKA SPKR LEFT R 53	F265				SCLKA SPKR LEFT R 53	F266				LRLCLKA SPKR LEFT R 53	F267				SDOUTA SPKR LEFT R 53	F268		+		MCLKB SPKR RIGHT 53 55	F269		+		SCLKB SPKR RIGHT 53 55	F270		+		LRLCLKB SPKR RIGHT 53 55	F271		+		SDOUTB SPKR RIGHT 53 55	F272				MCLKB SPKR RIGHT R 53	F273				SCLKB SPKR RIGHT R 53	F274				LRLCLKB SPKR RIGHT R 53	F275				SDOUTB SPKR RIGHT R 53																																																																																										
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																			
	PHYSICAL	SPACING																																																																																																																																																																																																																		
CODEC SCL & SDA																																																																																																																																																																																																																				
F256				CODEC SCL 53 54 55																																																																																																																																																																																																																
F257				CODEC SDA 53 54 55																																																																																																																																																																																																																
TDM																																																																																																																																																																																																																				
F260		+		MCLKA SPKR LEFT 53 54																																																																																																																																																																																																																
F261		+		SCLKA SPKR LEFT 53 54																																																																																																																																																																																																																
F262		+		LRLCLKA SPKR LEFT 53 54																																																																																																																																																																																																																
F263		+		SDOUTA SPKR LEFT 53 54																																																																																																																																																																																																																
F264				MCLKA SPKR LEFT R 53																																																																																																																																																																																																																
F265				SCLKA SPKR LEFT R 53																																																																																																																																																																																																																
F266				LRLCLKA SPKR LEFT R 53																																																																																																																																																																																																																
F267				SDOUTA SPKR LEFT R 53																																																																																																																																																																																																																
F268		+		MCLKB SPKR RIGHT 53 55																																																																																																																																																																																																																
F269		+		SCLKB SPKR RIGHT 53 55																																																																																																																																																																																																																
F270		+		LRLCLKB SPKR RIGHT 53 55																																																																																																																																																																																																																
F271		+		SDOUTB SPKR RIGHT 53 55																																																																																																																																																																																																																
F272				MCLKB SPKR RIGHT R 53																																																																																																																																																																																																																
F273				SCLKB SPKR RIGHT R 53																																																																																																																																																																																																																
F274				LRLCLKB SPKR RIGHT R 53																																																																																																																																																																																																																
F275				SDOUTB SPKR RIGHT R 53																																																																																																																																																																																																																
<table><tr><td colspan="14">SYNC_MASTER=J117_ANDRES</td><td colspan="2">SYNC_DATE=03/24/2014</td></tr><tr><td colspan="16">PAGE TITLE</td></tr><tr><td colspan="16">AUDIO: Speaker ID</td></tr><tr><td colspan="12" rowspan="2"> Apple Inc.</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">SIZE</td></tr><tr><td colspan="2">051-1160</td><td colspan="2">D</td></tr><tr><td colspan="12" rowspan="4">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td colspan="2">REVISION</td><td colspan="2" rowspan="4">2.0.0</td></tr><tr><td colspan="4">BRANCH</td></tr><tr><td colspan="4">PAGE</td></tr><tr><td colspan="4">68 OF 105</td></tr><tr><td colspan="12"></td><td colspan="2">SHEET</td><td colspan="2">57 OF 73</td></tr></table>																SYNC_MASTER=J117_ANDRES														SYNC_DATE=03/24/2014		PAGE TITLE																AUDIO: Speaker ID																 Apple Inc.												DRAWING NUMBER		SIZE		051-1160		D		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												REVISION		2.0.0		BRANCH				PAGE				68 OF 105																SHEET		57 OF 73																																																																																						
SYNC_MASTER=J117_ANDRES														SYNC_DATE=03/24/2014																																																																																																																																																																																																						
PAGE TITLE																																																																																																																																																																																																																				
AUDIO: Speaker ID																																																																																																																																																																																																																				
 Apple Inc.												DRAWING NUMBER		SIZE																																																																																																																																																																																																						
												051-1160		D																																																																																																																																																																																																						
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												REVISION		2.0.0																																																																																																																																																																																																						
												BRANCH																																																																																																																																																																																																								
												PAGE																																																																																																																																																																																																								
												68 OF 105																																																																																																																																																																																																								
												SHEET		57 OF 73																																																																																																																																																																																																						
8		7		6		5		4		3		2		1																																																																																																																																																																																																						


3.425V "G3Hot" Regulator

Switching freq: 409 kHz = $\frac{13.5}{L6901}$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13880676	13880691		C6905	




MLB to AC-DC Connector





Check Rail to see if this is correct

MLB to AC-DC Supplemental Signal Connector



12V S5 FET





SYNC MASTER=J117 ANDRES		SYNC DATE=03/24/2014	
PAGE TITLE			
PLATFORM POWER: Connectors / VReg G3Hot			
	DRAWING NUMBER		SIZE
	051-1160		D
	REVISION		2.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		69 OF 105	
		SHEET	
		58 OF 73	

OC trip point:	114 A	
Switching freq:	403 kHz =	$\frac{5 \text{ E10}}{R7003}$

The diagram illustrates the CPUVCC power plane layout, showing various decoupling capacitors and their connections to different power planes and ground. The components are organized into several functional blocks:



- REG CPUVCC COMP**: Contains capacitors C7031 (68PF, 10V, CERM 0402), C7030 (0.0012UF, 10V, 50V, CERM 0402), and R7031 (1K, 1%, 1/16W, MF-LF, 2402).
- REG CPUVCC DVC**: Contains capacitor R7037 (1.82K, 1%, 1/16W, MF-LF, 2402).
- REG CPUVCC DVC RC**: Contains capacitor C7037 (0.0012UF, 10V, 50V, CERM 0402) connected to feedback and REG CPUVCC FB.
- REG CPUVCC FB RC**: Contains capacitor C7038 (0.0012UF, 10V, 50V, CERM 0402) connected to feedback and REG CPUVCC FB.
- REG CPUVCC FB RC 2**: Contains capacitor R7038 (3.83K, 1%, 1/16W, MF-LF, 2402) connected to AGND CPU.
- REG CPUVCC PSICOMP RC**: Contains capacitor C7034 (2.2NF, 10V, X5R-CERM 0201) connected to CPUVCC PSICOMP RC.
- REG CPUVCC PSICOMP RC**: Contains capacitor R7035 (10, 1%, 1/16W, MF-LF, 2402) connected to VtoSense and REG CPUVCC VSEN.
- REG CPUVCC HF COMP**: Contains capacitor R7036 (2.67K, 1%, 1/16W, MF-LF, 2402) connected to HF comp and REG CPUVCC HF COMP.
- REG CPUVCC PSICOMP RC**: Contains capacitor C7035 (0.01UF, 20V, 16V, X7R-CERM 0402) connected to AGND CPU.

The diagram also shows connections to various power planes and ground, including CPUVCC FB R 1, CPUVCC FB R 2, AGND CPU, and AGND CPU.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480324	1	RES, 12.7K, 402	R7016	CPUVCC:3PHASE
11480316	1	RES, 10.2K, 402	R7016	CPUVCC:4PHASE

Temp measurement



59 REG_VCC_U7000

59 REG_CPUVCC_IMX

59 REG_CPUVCC_FVIDID

59 REG_CPUVCC_TMX

59 REG_CPUVCC_NPS1

OMIT TABLE

1R7001
340K
1
1/20W
MF
2 201

1R7003
124K
1
1/20W
MF
2 201

1R7005
150K
1
1/20W
MF
2 201

1R7007
NOSTUFF
0
1
1/20W
MF
2 0201

OMIT TABLE

1R7002
95.3K
1
1/20W
MF
2 201

1R7004
NOSTUFF
0
1
1/20W
MF
2 0201

1R7006
147K
1
1/20W
MF
2 201


1R7008
249K
1
1/20W
MF
2 201

C7001
0.047UF
1
100
16V
X5R
2 0201


AGND_CPU


59 60 70

VRHot to ProcHot



J16: 3PHASE J17: 4PHASE				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11880311	1	RES, 340K, 201	R7001	CPUVCC: 3PHASE
11880116	1	RES, 150K, 201	R7001	CPUVCC: 4PHASE
11880575	1	RES, 95.3K, 201	R7002	CPUVCC: 3PHASE
11880380	1	RES, 44.2K, 201	R7002	CPUVCC: 4PHASE
11480206	1	RES, 750 OHM, 402	R7032	CPUVCC: 3PHASE
11480210	1	RES, 825 OHM, 402	R7032	CPUVCC: 4PHASE
11480208	1	RES, 787 OHM, 402	R7034	CPUVCC: 3PHASE
11480189	1	RES, 499 OHM, 402	R7034	CPUVCC: 4PHASE
11480179	1	RES, 402 OHM, 402	R7050	CPUVCC: 3PHASE
11480184	1	RES, 453 OHM, 402	R7050	CPUVCC: 4PHASE

SYNC MASTER=J16 MLB IG		SYNC DATE=07/01/2014	
PAGE TITLE			
PLATFORM POWER: VReg CPU VCC Cntl			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1160		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	2.0.0		
	BRANCH		
	PAGE		
	70 OF 105		
	SHEET		
	59 OF 73		



SYNC MASTER=J16 MLB IG SYNC DATE=07/01/2014

PAGE TITLE

PLATFORM POWER: VReg CPU VCC Phases

	DRAWING NUMBER	051-1160	SIZE	D
	REVISION	2.0.0	BRANCH	
	PAGE	71 OF 105	SHEET	60 OF 73
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0381	6	CAP,AL,POLY,470UF	C7180,C7181,C7182,C7183,C7184,C7185	CRITICAL	CPU_OUT_CAP:H
128S0391	6	CAP,AL,POLY,270UF	C7180,C7181,C7182,C7183,C7184,C7185	CRITICAL	CPU_OUT_CAP:L

D


C

B

Δ




Δ




PCH (1.05V) S0 REGULATOR


Switching freq: 500 kHz OC trip point: 12.4 A = $\frac{R7450 \cdot 8.5 \text{ E-6}}{\text{DCR}(L7410)}$


FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz




1.5V S0 REGULATOR



SYNC_MASTER=J117_ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
PLATFORM POWER: VREG 1V05 S0 / 1V5 S0			
 Apple Inc.		DRAWING NUMBER	051-1160
		REVISION	2.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	74 OF 105
		SHEET	62 OF 73



SYNC MASTER= GFX RISER A		SYNC DATE=2014-05-07	
PAGE TITLE		DRAWING NUMBER	
PLATFORM POWER: VREG SSD 3V3/2V7		051-1160	
 Apple Inc.		REVISION	
		2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		75 OF 105	
		SHEET	
		63 OF 73	

3.3V S5 Regulator


OC trip point: 12.5 A = $\frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$


Switching freq: 356 kHz = $\frac{1}{170 \text{ E-12} * R7633}$


5V S4 Regulator

OC trip point: 14.1 A = $\frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$




Switching freq: 356 kHz = $\frac{1}{170 \text{ E-12} * R7673}$




SYNC_MASTER=J117 ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
PLATFORM POWER: VReg 3.3V S5/S5 S4			
 Apple Inc.	DRAWING NUMBER	051-1160	SIZE D
	REVISION	2.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	76 OF 105
		SHEET	64 OF 73



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37681256	37681073		ALL	Short Protection FET
15580831	15580797		ALL	FB8201 TO FB8211



SYNC MASTER=MLB CTO		SYNC DATE=05/14/2014	
PAGE TITLE			
DISPLAY: LCD Backlight Driver 2			
 Apple Inc.	DRAWING NUMBER 051-1160		SIZE D
	REVISION 2.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 82 OF 105	
		SHEET 66 OF 73	

D

C

B

A


D

C


B

A


3.3V S4/S0 FET




3V3 S4 SSD




5V S0 FET




5V / 3V3 S0 PGOODs




5V HDD FET




12V S0 FET




SYNC_MASTER=J16 MLB IG		SYNC_DATE=08/27/2013	
PAGE TITLE			
PLATFORM POWER: PM FETs/LDOs			
	Apple Inc.	DRAWING NUMBER	051-1160
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	2.0.0
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	84 OF 105
		SHEET	67 OF 73


S5 Enable




S4 Enables




S4 USB Enable





S4 TBT Port Enable








S3 Enables




S0 Enables




Audio + PCH Sequencing Requirements:
4.5V -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD



SYNC_MASTER=J117 ANDRES		SYNC_DATE=03/24/2014	
PAGE TITLE			
PLATFORM POWER: PM Regulator Enables			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1160	D
		REVISION	
		2.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	85 OF 105
		SHEET	68 OF 73

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation



Rail definitions

Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements

Intel:

1. No hard specification on platform rails
2. SMC guarantees timing on PCH DPWR0K and PWROK
3. VCC3V3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
4. VCC1V5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
5. VCC may power down before VCC3V3, VCC3V3 must ramp down to 2.6V within 35ms
6. VCC may power down before VCC1V5, VCC1V5 must ramp down to 1.35V within 35ms

Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:

Power on:

Asserted at least 10 ms after all suspend well power is valid


Power off or loss of AC:

Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.


RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




8		7		6		5		4		3		2		1	


Display Aliases

20	DP TBTSNKO HPD BUF	==	DP IG B HPD	12
MAKE_BASE=TRUE				
28	DP TBTSNKO ML C P<3..0>	==	DP IG B MLP<3..0>	5
MAKE_BASE=TRUE				
28	DP TBTSNKO ML C N<3..0>	==	DP IG B MLN<3..0>	5
MAKE_BASE=TRUE				
28	DP TBTSNKO AUXCH C P	==	DP IG B AUXCHP	12
MAKE_BASE=TRUE				
28	DP TBTSNKO AUXCH C N	==	DP IG B AUXCHN	12
MAKE_BASE=TRUE				
32	DP TBTSNKO DDC DATA	==	DP IG B DDC DATA	12
MAKE_BASE=TRUE				
32	DP TBTSNKO DDC CLK	==	DP IG B DDC CLK	12
MAKE_BASE=TRUE				
20	DP TBTSNK1 HPD BUF	==	DP IG C HPD	12
MAKE_BASE=TRUE				
28	DP TBTSNK1 ML C P<3..0>	==	DP IG C MLP<3..0>	5
MAKE_BASE=TRUE				
28	DP TBTSNK1 ML C N<3..0>	==	DP IG C MLN<3..0>	5
MAKE_BASE=TRUE				
28	DP TBTSNK1 AUXCH C P	==	DP IG C AUXCHP	12
MAKE_BASE=TRUE				
28	DP TBTSNK1 AUXCH C N	==	DP IG C AUXCHN	12
MAKE_BASE=TRUE				
32	DP TBTSNK1 DDC DATA	==	DP IG C DDC DATA	12
MAKE_BASE=TRUE				
32	DP TBTSNK1 DDC CLK	==	DP IG C DDC CLK	12
MAKE_BASE=TRUE				
42	DP INT HPD	==	DP IG D HPD	12
MAKE_BASE=TRUE				
42	DP INT ML P<3..0>	==	DP IG D MLP<3..0>	5
MAKE_BASE=TRUE				
42	DP INT ML N<3..0>	==	DP IG D MLN<3..0>	5
MAKE_BASE=TRUE				
	TP DP INT DDC DATA	==	DP IG D DDC DATA	12
MAKE_BASE=TRUE				
	TP DP INT DDC CLK	==	DP IG D DDC CLK	12
MAKE_BASE=TRUE				
42	DP INT AUX P	==	DP IG D AUXCHP	12
MAKE_BASE=TRUE				
42	DP INT AUX N	==	DP IG D AUXCHN	12
MAKE_BASE=TRUE				

SYNC_MASTER=J16 MLB_IG		SYNC_DATE=07/01/2014	
PAGE TITLE			
Signal Aliases			
 Apple Inc.®		DRAWING NUMBER	051-1160
		REVISION	2.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	102 OF 105
		SHEET	71 OF 73

	8	7	6	5	4	3	2	1			
D	<div>CPU Reserved</div> <div><div><div>18</div><div>=CPU_CFG<15..12></div><div>==TP_CPU_CFG<15..12></div><div>MAKE_BASE=TRUE</div></div></div> <div>PCH GPIO</div> <div><div><div>11</div><div>PCH_GPIO64_CLKOUTFLEX0</div><div>==NC_PCH_GPIO64_CLKOUTFLEX0</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>11</div><div>PCH_GPIO65_CLKOUTFLEX1</div><div>==NC_PCH_GPIO65_CLKOUTFLEX1</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>11</div><div>PCH_GPIO66_CLKOUTFLEX2</div><div>==NC_PCH_GPIO66_CLKOUTFLEX2</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>11</div><div>PCH_GPIO67_CLKOUTFLEX3</div><div>==NC_PCH_GPIO67_CLKOUTFLEX3</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div>Unused IG Display</div> <div><div><div>5</div><div>_DP_IG_A_MLP<3..0></div><div>==NC_DP_IG_A_MLP<3..0></div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>_DP_IG_A_MLN<3..0></div><div>==NC_DP_IG_A_MLN<3..0></div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>_DP_IG_A_AUXCHP</div><div>==NC_DP_IG_A_AUXCHP</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>_DP_IG_A_AUXCHN</div><div>==NC_DP_IG_A_AUXCHN</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div>PCH PCI</div> <div><div><div>13</div><div>_LPC_DREQ0_L</div><div>==NC_LPC_DREQ0_L</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div>PCH Miscellaneous</div> <div><div><div>11</div><div>_HDA_SDIN1</div><div>==NC_HDA_SDIN1</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>11</div><div>_HDA_SDIN2</div><div>==NC_HDA_SDIN2</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>11</div><div>_HDA_SDIN3</div><div>==NC_HDA_SDIN3</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div>Unused Thunderbolt Aliases</div> <div><div><div>28</div><div>_TP_TBT_PCIE_RESET0_L</div><div>==NC_TBT_PCIE_RESET0_L</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div>Unused VREG Aliases</div> <div><div><div>59</div><div>_REG_PWM_CPUVCC_4</div><div>==NC_REG_PWM_CPUVCC_4</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>59</div><div>_REG_ISENVCC_4_P</div><div>==NC_REG_ISENVCC_4P</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>59</div><div>_REG_ISENVCC_4_R_N</div><div>==_AGND_CPU</div><div>MAKE_BASE=TRUE</div><div>59</div><div>60</div></div></div>	<div>SSD Signals Through PEG</div> <div><div><div>5</div><div>=PEG_D2R_P<3..0></div><div>==PCIE_SSD_D2R_P<3..0></div><div>MAKE_BASE=TRUE</div><div>34</div></div><div><div>5</div><div>=PEG_D2R_N<3..0></div><div>==PCIE_SSD_D2R_N<3..0></div><div>MAKE_BASE=TRUE</div><div>34</div></div><div><div>5</div><div>=PEG_R2D_C_P<3..0></div><div>==PCIE_SSD_R2D_P<3..0></div><div>MAKE_BASE=TRUE</div><div>34</div></div><div><div>5</div><div>=PEG_R2D_C_N<3..0></div><div>==PCIE_SSD_R2D_N<3..0></div><div>MAKE_BASE=TRUE</div><div>34</div></div></div> <div>Thunderbolt Signals Through PEG</div> <div><div><div>5</div><div>=PEG_D2R_P<11..8></div><div>==PCIE_TBT_D2R_P<3..0></div><div>MAKE_BASE=TRUE</div><div>28</div></div><div><div>5</div><div>=PEG_D2R_N<11..8></div><div>==PCIE_TBT_D2R_N<3..0></div><div>MAKE_BASE=TRUE</div><div>28</div></div><div><div>5</div><div>=PEG_R2D_C_P<11..8></div><div>==PCIE_TBT_R2D_C_P<3..0></div><div>MAKE_BASE=TRUE</div><div>28</div></div><div><div>5</div><div>=PEG_R2D_C_N<11..8></div><div>==PCIE_TBT_R2D_C_N<3..0></div><div>MAKE_BASE=TRUE</div><div>28</div></div></div> <div>Unused PEG Lanes</div> <div><div><div>5</div><div>=PEG_D2R_P<7></div><div>==NC_PEG_D2R_P_7</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<6></div><div>==NC_PEG_D2R_P_6</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<5></div><div>==NC_PEG_R2D_P_5</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<4></div><div>==NC_PEG_R2D_P_4</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<7></div><div>==NC_PEG_D2R_N_7</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<6></div><div>==NC_PEG_D2R_N_6</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<5></div><div>==NC_PEG_R2D_N_5</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<4></div><div>==NC_PEG_R2D_N_4</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<15></div><div>==NC_PEG_D2R_P_15</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<14></div><div>==NC_PEG_D2R_P_14</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<13></div><div>==NC_PEG_R2D_P_13</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_P<12></div><div>==NC_PEG_R2D_P_12</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<15></div><div>==NC_PEG_D2R_N_15</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<14></div><div>==NC_PEG_D2R_N_14</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<13></div><div>==NC_PEG_R2D_N_13</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_D2R_N<12></div><div>==NC_PEG_R2D_N_12</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div> <div><div><div>5</div><div>=PEG_R2D_C_P<7></div><div>==NC_PEG_R2D_C_P_7</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<6></div><div>==NC_PEG_R2D_C_P_6</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<5></div><div>==NC_PEG_R2D_C_P_5</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<4></div><div>==NC_PEG_R2D_C_P_4</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<7></div><div>==NC_PEG_R2D_C_N_7</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<6></div><div>==NC_PEG_R2D_C_N_6</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<5></div><div>==NC_PEG_R2D_C_N_5</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<4></div><div>==NC_PEG_R2D_C_N_4</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<15></div><div>==NC_PEG_R2D_C_P_15</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<14></div><div>==NC_PEG_R2D_C_P_14</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<13></div><div>==NC_PEG_R2D_C_P_13</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_P<12></div><div>==NC_PEG_R2D_C_P_12</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<15></div><div>==NC_PEG_R2D_C_N_15</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<14></div><div>==NC_PEG_R2D_C_N_14</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<13></div><div>==NC_PEG_R2D_C_N_13</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div><div><div>5</div><div>=PEG_R2D_C_N<12></div><div>==NC_PEG_R2D_C_N_12</div><div>MAKE_BASE=TRUE</div><div>NO_TEST=1</div></div></div>									
C											
B											
A											

SYNC MASTER=J94 ANDRES		SYNC DATE=07/09/2014	
PAGE TITLE			
Unused Signal Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1160	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.0.0
		BRANCH	
		PAGE	104 OF 105
		SHEET	72 OF 73

SYNC MASTER=J94 ANDRES			SYNC DATE=07/09/2014		
PAGE TITLE					
Unused Signal Aliases					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-1160		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		
			2.0.0		
			BRANCH		
			PAGE		
			104 OF 105		
			SHEET		
			72 OF 73		